Fast Capacitance Extraction of Actual 3-D VLSI Interconnects Using Quasi-Multiple Medium Accelerated BEM
نویسندگان
چکیده
In this paper, a quasi-multiple medium (QMM) method based on the direct boundary element method (BEM) is presented to extract the capacitance of three-dimensional (3-D) very large scale integration interconnects with multiple dielectrics. QMM decomposes each dielectric layer into a few fictitious medium blocks, and generates an overall coefficient matrix with high sparsity. With the storage technique of a sparse blocked matrix and iterative equation solver generalized minimal residual, the QMM can greatly reduce the CPU time and memory usage of large-scale direct BEM computation. Numerical examples of 3-D multilayered and multiconductor structures cut from actual layout show the efficiency of the QMM method for capacitance extraction. We also compared the QMM accelerated BEM with geometry independent measured equation of invariance (GIMEI) and Zhu’s overlapping domain decomposition method (ODDM). The results show that the CPU time consumed by the above-mentioned methods is on the same order, and the QMM method is superior to the others for fairly large and complex structures. While in memory usage, the QMM accelerated BEM is superior to GIMEI, but inferior to ODDM.
منابع مشابه
Enhanced QMM-BEM Solver for 3-D Finite-Domain Capacitance Extraction with Multilayered Dielectrics
The computational time and memory of threedimensional (3-D) capacitance extraction have been greatly reduced by using a quasi-multiple medium (QMM) technology, because it enlarges the matrix sparsity produced by the direct boundary element method (BEM). In this paper, an approach to automatically determining the QMM cutting pair number and a preconditioning technique are proposed to enhance the...
متن کاملFast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects
A new fast and accurate capacitance determination methodology for intricate multilayer VLSI interconnects is presented. Since a multilayer interconnect structure is too complicated to be directly tractable, it is simplified by investigating charge distributions within the system. The quasi-three-dimensional (3-D) capacitances of the structure are then determined by combining a set of solid-grou...
متن کاملImproved Boundary Element Method for Fast 3-D Interconnect Resistance Extraction
Efficient extraction of interconnect parasitic parameters has become very important for present deep submicron designs. In this paper, the improved boundary element method (BEM) is presented for 3D interconnect resistance extraction. The BEM is accelerated by the recently proposed quasi-multiple medium (QMM) technology, which quasicuts the calculated region to enlarge the sparsity of the overal...
متن کاملA Novel Dimension Reduction Technique for 3d Capacitance Extraction of Vlsi Interconnects
abstract In this paper, a new method named Dimension Reduction Technique (DRT) is presented for capacitance extraction of 3D multilayer and multiconductor interconnects. In this technique, a complex 3D problem is decomposed to a series of simpler 2D problems. Therefore, it results in dramatical savings in computing time and memory usage. Compared to FASTCAP, a eld solver based on BEM with multi...
متن کاملCAPLET: Field-solver Accurate Real-time Capacitance Extraction Toolkit using Instantiable Basis Functions
Traditional capacitance extraction for VLSI interconnects usually adopts 2D scanning and table look-up methods for fast extraction at acceptable accuracy. However, for certain full-3D structures, such as partially overlapping wires and comb capacitors, 2D scanning methods fail to generate accurate results (within 5% errors). Therefore, using 3D field solvers becomes necessary despite the much s...
متن کامل